

# PLL Wrap Function for Synchronization in Phase Jump Disturbances

## Función de ajuste de un PLL para la sincronía ante perturbaciones de salto de fase

Clementina Rueda-Germán<sup>1</sup>, Iván de Jesús Rivas-Camero<sup>2</sup>, Hossam A. Gabbar<sup>3</sup>, and José Humberto Arroyo-Núñez<sup>4</sup>

### ABSTRACT

Synchrony plays a major role in the interconnection process between local electric power generation systems and the electrical grid. Grid phase disturbances prevent the generation system from maintaining synchrony. Therefore, an efficient phase tracking method is necessary in order to detect phase jumps and abrupt changes in amplitude. In this paper, we propose a software-designed method to strengthen phase tracking based on the wrap process of a second-level Phase Locked Loop (PLL). The term 'wrap' means establishing the phase values of the reference signal in intervals of  $\pi$  to match it with the values obtained from the PLL output (sync pulse). To quantify phase error, a mathematical transformation of the time domain to the frequency domain is implemented. The validity of the proposed wrap function is verified using electrical disturbances.

**Keywords:** single phase stockticker PLL, SPLL, phase disturbance, wrap, fast Fourier transform, FFT, phase error

### RESUMEN

La sincronía es primordial para la interconexión de sistemas locales de generación de energía con el sistema eléctrico. Las perturbaciones en fase evitan que el sistema de generación mantenga la sincronía. Por lo tanto, un método eficiente de seguimiento de fase es necesario para detectar saltos en la misma y cambios abruptos en amplitud. En este trabajo se propone un método para fortalecer el seguimiento de fase basado en el proceso de envoltura de fase de un PLL (Phase Locked Loop) de segundo grado diseñado por software. El término 'envoltura' (*wrap*) se refiere a establecer los valores de fase de la señal de referencia en intervalos de  $\pi$  para que coincida con los valores obtenidos de la señal de salida del PLL (pulso de sincronía). Una técnica de transformación matemática del dominio del tiempo al dominio de la frecuencia es implementada con el fin de cuantificar el error de fase. La validez de la función de envoltura propuesta es verificada usando perturbaciones eléctricas.

**Palabras clave:** PLL de fase sencilla, SPLL, disturbio de fase, envoltura, transformada rápida de Fourier (FFT), error de fase

**Received:** February 5th, 2020

**Accepted:** September 14th, 2020

### Introduction

Many problems and technical challenges still need to be addressed for the successful interconnection of generation systems. While using renewable energy (RES) with the electrical grid, the biggest challenge is the synchronization of the power inverter (DC/AC); the form of the generated voltage wave generated must be similar to that of the electrical grid, in order to guarantee continuous and stable operation (Jaalam, Rahim, Bakar, Tan, and Haidar, 2016). The phase angle of the utility voltage vector is basic information that allows increasing the number of power conditioning equipment connected to the utility grid, such as AC/DC converters (Arruda, Silva, and Filho, 2001).

The synchrony of the generated electricity is an adaptive process in which an internal reference signal formed by a control algorithm allows the output signal of the power inverter to operate synchronously with the fundamental component of the grid voltage. Jain, Jain, S., and Nema (2015) suggest that ideal synchrony occurs when the phase angle of the electrical grid is precisely followed, efficiently detecting disturbances and high harmonic components, and

responding quickly to changes. However, the phase angle may experience smooth or abrupt changes due to system conditions such as faults (Karimi, Khajehoddin, Jain, and Bakhshai, 2012).

<sup>1</sup>Electronic and communications engineer, Instituto Tecnológico de estudios superiores de Monterrey, México. Master's degree in Engineering, Universidad Politécnica de Tulancingo, México. Affiliation: Professor, Universidad Politécnica de Tulancingo, México. E-mail: clementina.rueda@upt.edu.mx

<sup>2</sup>Electrical Engineer, Instituto Tecnológico de Tepic, México. Ph.D. Industrial Engineering, Universidad Autónoma del Estado de Hidalgo, México. Affiliation: Professor, Universidad Politécnica de Tulancingo, México. E-mail: ivan.rivas@upt.edu.mx

<sup>3</sup>B.Sc. in the area of automatic control, Alexandria University, Egipto. Ph.D. Safety Engineering, Okayama University, Japan. Affiliation: Associate Professor, University of Ontario Institute of Technology (UOIT), Canadá. E-mail: Hossam.Gabbar@uoit.ca

<sup>4</sup>Electronics Engineer, Instituto Tecnológico de Tuxtla Gutiérrez, México. Ph.D. Electronics Engineer, Universidad Politécnica de Valencia, España. Affiliation: Professor, Universidad Politécnica de Tulancingo, México. E-mail: humberto.arroyo@upt.edu.mx

**How to cite:** Rueda-Germán C., Rivas-Camero I. J., Gabbar H. A., and Arroyo-Núñez J. H. (2021). PLL Wrap Function for Synchronization in Phase Jump Disturbances, 41(1), e84955. 10.15446/ing.investig.v41n1.84955



Attribution 4.0 International (CC BY 4.0) Share - Adapt

Various algorithms have been proposed for the synchronization process. The simplest synchrony model is based on an open control loop which locates the zero crossings (ZCD) (Arulkumar, Vijayakumar, and Palanisamy, 2016). The zero crossing point is detected every cycle of the waveform. The disadvantage is that it is only used when the input signal is stable because it is unstable when there are transients and noise (Guo, Wu, and Gu, 2011). When a signal is periodic, the Fourier series can be used to calculate the magnitude and phase of the fundamental frequency (Ingale, 2014). The Fast Fourier Transform (FFT) has a good performance for estimating periodic signals in steady-state. However, this method is not optimal for the detection of sudden or rapid changes (Lee, Lee, J. P., Shin, Yoo, and Kim, 2014). The equivalent method in discrete time is the Discrete Fourier Transform (Xiao, Bai, Li, Liang, and Wang, 2014).

Sometimes, the power grid is subjected to disturbances and imbalances; for example, a phase jump occurs if a large load is connected suddenly, or due to a failure in the electrical grid (Valderrabano-González, Rosas-Caro, Tapia-Olvera, Beltrán-Carbajal, and Gómez-Ruiz, 2013). During this type of failure, the inverters are exposed to serious problems such as excessive DC link voltage and loss of grid voltage synchrony, among others. In order for an inverter to work properly, it is necessary for the control algorithm to be correctly adjusted to the characteristics of the electrical grid (Patil and Patel, 2016).

In applications where the power converters are connected to the electrical grid (Limongi, Bojoi, Pica, Profumo, and Tenconi, 2009), a synchronization technique based on a control subsystem called Phase-Locked Loop (PLL) is used. The concept of PLL was introduced in the 1930s for use in synchronous radio receptors (Khatana and Bhimasingu, 2017), which is essential to find the actual voltage-phase, magnitude on-line (Hoffmann *et al.*, 2011), and phase angle of the electrical signal (Lee *et al.*, 2014). A PLL is a closed-loop feedback control system, which synchronizes its output signal in frequency, as well as in phase, with the fundamental component of grid voltage (Golestan, Monfared, Freijedo, and Guerrero, 2012). However, in PLL techniques, phase and frequency are estimated within a single loop. This causes spurious frequency transients during phase angle changes. Such transients are reflected on the phase variable and cause a delay in the phase estimation and synchronization processes (Karimi *et al.*, 2012).

In order to improve phase detection, research explains different techniques, for example, a new PLL structure for single-phase systems (Amuda, Cardoso Filho, Silva, S. M., Silva, S. R., and Diniz, 2000). The results show a follow-up of the disturbed input signal with a 30° phase jump. A circular limit cycle oscillator (CLO) coupled with frequency-locked loop (FLL) is proposed by Ahmed *et al.* (2019b), where a comparative analysis with an EPLL is performed using four test cases: non-smooth amplitude, phase, frequency, and DC bias jump; didn't considerer harmonics, the results show a maximum phase error of 40° with a phase jump disturbance of 40°. A different option to the application is the

use of an adaptive sliding mode observer for the estimation of frequency and phase. The results point to a good precision in the presence of non-smooth variations in phase, frequency, and amplitude (Ahmed *et al.*, 2019a). Giampaolo, Barater, Tarisciotti, and Zanchetta (2014) propose a single-phase PLL with a Hilbert filter that allows the detection of rapid frequency variations or phase jumps in the grid voltage.

Conventional PLL algorithms fail under unbalanced conditions and rapid dynamic responses affecting their level of accuracy (Ahmed *et al.*, 2019b). They usually operate correctly only when the range of frequency change is narrow and limited. Malfunctions of this type of PLL are a direct consequence of the phase detector and its blocking range; it only works well if the phase value is between  $-\pi$  and  $\pi$  (Akoum and Farhang-Bouroujeny, 2007). A simple solution to improve the lock-in range is to increase the natural frequency or damping, but having a higher damping produces a longer lock-in time. For this reason, it is better to extend the range using a wrap method (Kumm, Klingbeil, and Zipf, 2010).

Wrapping algorithms play an important role because the values of phases acquired by different methods are directly limited to the ranges from  $-\pi$  to  $\pi$ . The values of this range are known as wrapped phase. To reconstruct the natural phase values outside this range, a suitable wrapping phase algorithm can be used (Su and Chen, 2004).

A series of investigations are related to improving the lock-in range by means a wrapping algorithm. The EPLL (extended lock range) (Akoum and Farhang-Bouroujeny, 2007) is based on a PLL that includes a wrap process. The phase estimation  $\varepsilon[n]$  is calculated using Equation (1), where the new phase angle is compared with the previous sample  $\varepsilon[n-1]$ . By tracking the phase increments and adding the appropriate multiples of  $2\pi$ , it is possible to obtain an estimate of the phase value, improving the blocking range of the PLL.

$$\varepsilon[n] = \varepsilon[n-1] + 2\pi * \left( \frac{\varepsilon[n] - \varepsilon[n-1]}{2\pi} \right) \quad (1)$$

In Kemaio, Hoai Nam, Feng, and Hock Soon (2007) and Qudeisat, Gdeisat, Burton, and Lilley (2011), the wrap phase is extracted using the four quadrant arctangent operator. In another research (Kumm *et al.*, 2010), two input signals with different frequency  $\Delta f$  and with initial phase value  $\Delta\varphi_0$  are used to detect the phase angle: a complex signal (2) and a trigonometric relation signal (3). The trigonometric relation is a four quadrant inverse tangent (4).

$$\underline{x} = x_i + jx_q \quad (2)$$

$$\varphi = \arctan(x_q/x_i) \pm \pi \quad (3)$$

$$\Delta\varphi(n) = (2\pi\Delta f T_s n + \Delta\varphi_0) \text{ modulo operation } (2\pi) \quad (4)$$

For  $\Delta f$  positive values, the wrapping process assigns phase values in the range of  $2\pi$  to 0 in each period, and, for negative  $\Delta f$ , the value range is from 0 to  $2\pi$ . The phase difference is computed with Equation (5) and can be classified in different cases.

$$\Delta\psi(n) = \Delta\varphi(n) - \Delta\varphi(n-1) \quad (5)$$

The wrap technique based on four quadrant inverse tangent is included as a phase detector within a PLL. In Kandeepan and Reisenfeld (2003, 2004), the performance to acquire a single frequency sinusoid with a four-quadrant phase detector (PD) based digital phase locked loop (DPLL) is analyzed with different tests and conditions. This system performs well with noisy signals. Regarding electrical systems, Miskovic, Blasko, Jahns, Lorenz, and Jorgensen (2018) propose a phase-locked loop (PLL) to synchronize a three-phase inverter with the electrical grid. This research includes a phase detector based on the four-quadrant inverse tangent function and also a PLL Error Unwrap algorithm in order to linearize the phase detector.

In the present work, a conventional single-phase synchronism system (PLL) is analyzed with an improvement in the tracking of the phase angle by means of wrapping phase algorithm, which responds adequately to the disturbances known as phase jumps. The document gives a brief review of the conventional PLL and a technical explanation of the proposed method that is referred to as a wrap PLL. It mainly focuses on presenting test simulations under various conditions, including the real scenarios of grid work; comparative validations are carried out to show the effectiveness of the proposed approach with respect to other basic synchronization methods.

## Phase-Locked Loop

The conventional PLL is composed of a voltage controlled oscillator (VCO), a loop filter (LF), and a phase detector (PD) (Xu, Qian, Bian, Hu, and Xie, 2020). Normally, the PD is of the multiplier type, whose output consists of a DC term that has the phase information of the input signal and an AC term that should be filtered by the LF (Awad, Svensson, and Bollen, 2005). The transfer functions of its components are shown in the following Equations. In (6), the transfer function of the loop filter is observed, and in (7) that of the VCO is shown.

$$F(s) = \frac{1}{s} \frac{\tau_2 s + 1}{\tau_1} \quad (6)$$

$$N(s) = \frac{k_0}{s} \quad (7)$$

Where  $F(s)$  refers to the filter transfer function,  $N(s)$  is the VCO transfer function, and  $K_0$  is the VCO gain.

The linearized analog PLL transfer function (Chung, Chien, Samuelli, and Jain, 1993), is presented in Equation (8):

$$H(s) = \frac{k_d F(s) N(s)}{1 + k_d F(s) N(s)} \quad (8)$$

$K_d$  is the phase detector gain. Substituting (6) and (7) in (8) results in (9):

$$H(s) = \frac{2\zeta\omega_n s + \omega_n^2}{1 + k_d F(s) N(s)} \quad (9)$$

To calculate the future angular frequency of a conventional second-order PLL (Best, 2007), Equation (10) is used:


$$\varphi_2(n+1) = \varphi_2(n) + \left[ \omega_0 + K_0 \cdot u_f(n) \right] T \quad (10)$$

Where  $\varphi_2(n+1)$  = Future angular frequency,  $\varphi_2(n)$  = Current angular frequency,  $\omega_0$  = PLL center frequency,  $K_0$  = VCO gain,  $u_f(n)$  = output signal of the loop filter, and  $T$  = sampling period.

The result obtained by Equation(10) is not useful to carry out the Walsh method to generate a square pulse for synchrony (Rueda-Germán, Rivas-Cambero, Arroyo-Núñez, and Coyotl-Mixcoatl, 2019). Thus, a wrap method is required. The traditional wrap Equation (11) is based on the fact that, if the value of the future angular frequency ( $\varphi_2(n+1)$ ) is greater than  $\pi$ , it is reduced by  $2\pi$ .

$$\varphi_2(n+1) = \varphi_2(n+1) - 2\pi \quad (11)$$

After performing a simulation of the PLL using the traditional wrap method (11), the result is shown Figure 1a), where the PLL input signal is a sine wave with abrupt phase changes, and the output is a square signal (sync pulse). In Figure 1b), a high phase error is observed; the maximum value is close to  $\pi$ , and there is a loss of synchrony when the disturbance occurs.




**Figure 1.** a) Reference signal, out-of-phase sync pulse b) phase error.  
**Source:** Authors

## Methodology

This work focuses on studying the operation of a wrap PLL proposal under strong phase jumps and other disturbances. Taking as reference the works of Akoum and Farhang-Bouroujeny (2007), Kumm *et al.* (2010), Hong-Yu and Yung-Chang (2017), Kandeepan and Reisenfeld (2003), and Miskovic *et al.* (2018), a single-phase synchronization system based on a second-order PLL is presented that includes a wrapping phase algorithm. The parts that constitute it are shown in Figure 2.

The reference signal ( $u_1$ ) is a sine wave; the system input passes through a common phase detector, generating a phase error. Then, the phase error signal goes through a low-pass filter to eliminate the high frequency (Tiwari, R., Skone, Tiwari, S., and Strangeways, 2011). The output of the filter is the

input of the proposed wrap method (inverse tangent of four quadrants), and, finally, the VCO generates the equivalent frequency to track with the PLL input.



**Figure 2.** Second-level PLL with a wrapping phase algorithm.  
Source: Authors

A multiplier is used as a phase detector, where the second input signal ( $u_2$ ) in Equation (12) is a symmetrical square wave signal (Walsh function) generated by the VCO (Best, 2007).

$$u_2(t) = U_{20} \text{rect}(\omega_2 t + \theta_2) \quad (12)$$

Where  $\text{rect}$  is a square wave,  $U_{20}$  is the amplitude,  $\omega_2$  is the frequency value, and  $\theta_2$  is the phase. Using a series of mathematical considerations, the detector output signal  $u_d$  is:

$$u_d(t) \approx K_d \sin(\theta_e) \quad (13)$$

Where the phase error is  $\theta_e = \theta_1 - \theta_2$ , the detector gain is  $K_d = \frac{2U_{10}U_{20}}{\pi}$ , and  $U_{10}$  is the amplitude of  $u_1$ .

With  $u_d(t)$  and a fixed sinusoidal signal, the inverse tangent of four quadrants is computed (Ukil, Shah, and Deck, 2011). This function returns values in the interval  $[-\pi$  to  $\pi]$  according to (14):

$$\text{Four-Quadrant Inverse Tangent}(y, x) = \begin{cases} \arctan\left(\frac{y}{x}\right) & \text{if } (x > 0) \\ \pi + \arctan\left(\frac{y}{x}\right) & \text{if } (y \geq 0, x < 0) \\ -\pi + \arctan\left(\frac{y}{x}\right) & \text{if } (y < 0, x < 0) \\ \frac{\pi}{2} & \text{if } (y > 0, x = 0) \\ -\frac{\pi}{2} & \text{if } (y < 0, x = 0) \\ \text{undefined} & \text{if } (y = 0, x = 0) \end{cases} \quad (14)$$

To verify the effectiveness of this proposed wrap system, waveforms with different faults are simulated with Matlab. Two basic synchronization models are used to make the comparison: the zero crossing detector and the conventional PLL. The Fast Fourier Transform (FFT) function that calculates the DFT is applied to find the phases and display the phase error.


## Results

The PLL input is a constant amplitude sine wave (15), where the value of the phase angle is modified to generate a phase jump disturbance. The processing algorithm considers the following parameters: 2V sinusoidal reference signal amplitude, 8 000 Hz sampling frequency, and 376,9911 rad/s center frequency.

$$v = v_p \sin(2\pi f t \pm \theta) \quad (15)$$

$v_p$  = Amplitude (V),  $f$  = Frequency (Hz),  $\theta$  = Phase angle (Radians).


The first case is a sinusoidal type reference signal with a phase jump of  $180^\circ$  that is approximately 0,1 seconds, as shown in Figure 3 a). The same figure also shows the behaviors of the output signals of the proposed PLL (continuous orange line) and of the conventional PLL (dotted brown line). Before the disturbance, both square signals (sync pulses) are in tune. When the phase jump occurs, only the sync pulse produced by this proposed model remains in phase and frequency with the reference signal (black signal). To show the phase error, the FFT function is used. The phase values are observed in Figure 3 b), taking a period to obtain the data window for the FFT processing in all tests. For this reason, a phase error is shown at the beginning of the graphs. It is worth mentioning that the Gibbs effect was not considered in the results. As shown in Figure 3 c), by subtracting the values obtained through the FFT, we have the phase error of the proposed PLL, which is close to zero (continuous orange line), while the conventional PLL phase error (dotted brown line) increases after the disturbance.



**Figure 3.** a) Synchrony pulse of the proposed model compared to a conventional PLL. b) Reference signal phase and sync signals phase using FFT. c) Phase error obtained from the phase comparison between the input signal and the synchronization pulses (Wrap PLL and conventional PLL).


Source: Authors

The second case is a signal that contains multiple extreme phase jumps, which is shown in Figure 4 a) in order to evaluate the effectiveness of the wrap PLL phase tracking. The phase error is close to zero as seen in Figure 4 b); the synchrony remained with the reference signal.



**Figure 4.** a) Reference signal with different phase jumps b) Phase error obtained from sync pulse (Wrap stocktickerPLL) and reference signal. **Source:** Authors

With the third test case, the effectiveness of this proposed PLL is verified. The input signal (continuous black line) refers to the behavior of the power line. This is shown in Figure 5 a), where the output signal or synchronization pulse (square signal) is also observed. Synchrony is lost only for an instant of time (close to 0,08 s) and then resynchronizes even when disturbances are evident. The maximum phase error is 0,061 (rad) and it takes 0,4025 s for the PLL to lock in, as shown in Figure 5 b).



**Figure 5.** a) Electrical disturbances and pulse in synchrony. b) Phase error. **Source:** Authors

Harmonics are the main disturbance in the electrical system (Senthilnathan, Annapoorani, and Ravi, 2018). Furthermore,


voltage variations, such as sag and swell conditions, occur due to fault and utilization of sensitive loads (Damaraju and Lalitha, 2015). The proposed method is tested in a fourth case with a signal containing a series of disturbances. Details of the test scenarios are given in Table 1.

**Table 1.** Test conditions

Time (s)	Disturbance type	Frequency (Hz)	Phase(rad)
0	No disturbance	60 Hz	0
0,99	Phase jump	60 Hz	-2,473
0,1065	Harmonics	60 Hz	-2,473
0,1801	Voltage loss	0 Hz	0
0,2409	Phase jump	60 Hz	-1,051
0,2799	Phase Jump	50 Hz	-0,2529
0,2805	Phase Jump	60 Hz	0,4523
0,3468	Phase Jump	60 Hz	2,516

**Source:** Authors

The experimental results of the synchronization pulses generated by the conventional PLL method and by the zero crossing detector are observed in Figure 6 a). The three methods are tuned with the sinusoidal signal without disturbances during the first seconds. When the harmonics begin, only two signals remain in tune: the synchronization pulse of the ZCD and that of the PLL with the wrap method. In the voltage drop, the ZCD sync pulse loses tune. The phase error results obtained from each of the synchrony methods are shown in Figure 6 b). The error is close to zero in the proposed Wrap PLL method.



**Figure 6.** a) Synchronous pulses comparison with different methods, b) Three methods phase error. **Source:** Authors

The summary of the results for the three analyzed synchrony methods is shown in Table 2. The proposed PLL significantly outperformed conventional PLL and ZCD most of the time. The PLL method proposed in this article remains synchronized despite the different disturbances, which is not the case with conventional PLL and ZCD.

**Table 2.** Summary of the results

Time (s)	Max phase error (rad)		
	Wrap-PLL	CLASSICAL PLL	ZCD
0	0	0	0
0,99	0,7762	0,4492	0,7465
0,1065	0,02962	2,432	0,022
0,1801	0,0569	2,617	0,009
0,1945	3,125	3,125	2,93
0,2409	0,0868	0,9657	3,102
0,2799	0,1171	0,3855	3,212
0,2805	0,2018	0,5066	3,296
0,3468	0,06184	2,563	3,14
State	Remain in synchrony	Loss synchrony	Loss synchrony
Max. settling time (s) during disturbances	0,0476	-	-

**Source:** Authors

## Conclusions

An alternative synchronization method was presented as a proposal for grid connected systems, based on a model to improve the wrap process in a second-degree PLL. The results obtained were compared with a synchrony system based on a conventional PLL and ZCD, showing that the proposed PLL has a better tuning against phase disturbances. The synchrony capability is highlighted and verified by FFT. The performance of the proposed PLL is superior in comparison with the other techniques. This work contributes as a reference for the process of synchronization of the electrical power systems with the electrical grid, even when there are phase jumps. The results enable the possibilities for future testing by implementing this model on a real-time processor.

## Acknowledgements

This work was supported by the Secretariat of Public Education-Sub secretariat of Higher Education - General Directorate of Higher University Education. Agreement Nr.: 2017-13-011-053

## References

- Ahmed, H., Amamra, S., and Salgado, I. (2019a). Fast Estimation of Phase and Frequency for Single-Phase Grid Signal. *IEEE Transactions on Industrial Electronics*, 66(8), 6408-6411. 10.1109/TIE.2018.2860567
- Ahmed, H., Amamra, S., and Bierhoff, M. (2019b). Frequency-Locked Loop-Based Estimation of Single-Phase Grid Voltage Parameters. *IEEE Transactions on Industrial Electronics*, 66(11), 8856-8859. 10.1109/TIE.2018.2873527
- Akoum, S. and Farhang-Bouroujeny, B. (2007). *A phase locked loop with arbitrarily wide lock range for software defined radios*. Paper presented at the 2007 Software Defined Radio Technical Conference, November 5-9, 2007, Denver, Colorado.
- Amuda, L. N., Cardoso Filho, B. J., Silva, S. M., Silva, S. R., and Diniz, A. S. A. C. (2000). Wide bandwidth single and three-phase PLL structures for grid-tied PV systems. In IEEE (Eds.) *Conference Record of the Twenty-Eighth IEEE Photovoltaic Specialists Conference* (pp. 1660-1663). New York, NY: IEEE. 10.1109/PVSC.2000.916220
- Arruda, L. N., Silva, S. M., and Filho, B. J. C. (2001). PLL structures for utility connected systems. In IEEE (Eds.) *Conference Record of the 2001 IEEE Industry Applications Conference. 36th IAS Annual Meeting* (vol. 4, pp. 2655-2660). New York, NY: IEEE. 10.1109/IAS.2001.955993
- Arulkumar, K., Vijayakumar, D., and Palanisamy, K. (2016). Recent advances and control techniques in grid connected PV system—A review. *International Journal of Renewable Energy Research (IJRER)*, 6(3), 1037-1049. <https://www.ijrer.org/ijrer/index.php/ijrer/article/view/4075>
- Awad H., Svensson, J., and Bollen, M. J. (2005). Tuning software phase-locked loop for series-connected converters. *IEEE Transactions on Power Delivery*, 20(1), 300-308, Jan. 2005, 10.1109/TPWRD.2004.837823
- Best, R. E. (2007). *Phase locked loops: design, simulation, and applications*. New York, NY: McGraw-Hill Professional.
- Chung, B.-Y., Chien, C., Samuelli, H., and Jain, R. (1993). Performance analysis of an all-digital BPSK direct-sequence spread-spectrum IF receiver architecture. *IEEE Journal on Selected Areas in Communications*, 11(7), 1096-1107. 10.1109/49.233222
- Damaraju, R. and Lalitha, S. V. N. L. (2015). A fuzzy controller for compensation of voltage sag/swell problems using reduced rating dynamic voltage restorer. *Indian Journal of Science and Technology*, 8(23), 1-6. 10.17485/ijst/2015/v8i23/71858
- Giampaolo, B., Barater, D., Tarisciotti, L., and Zanchetta, P. (2014). High-dynamic single-phase Hilbert-based PLL for improved phase-jump ride-through in grid-connected inverters. In IEEE (Eds) *2014 IEEE Energy Conversion Congress and Exposition (ECCE)*(pp. 4932-4939). New York, NY: IEEE. 10.1109/ECCE.2014.6954077
- Golestan, S., Monfared, M., Freijedo, F. D., and Guerrero, J. M. (2012). Design and Tuning of a Modified Power-Based PLL for Single-Phase Grid-Connected Power Conditioning Systems. *IEEE Transactions on Power Electronics*, 27(8), 3639-3650, 10.1109/TPEL.2012.2183894
- Guo, X. Q., Wu, W. Y., and Gu, H. R. (2011). Phase locked loop and synchronization methods for grid-interfaced converters: a review. *Przegląd Elektrotechniczny*, 87(4), 182-187. <http://pe.org.pl/articles/2011/4/48.pdf>
- Hoffmann, N., Lohde, R., Fischer, M., Fuchs, F. W., Asiminoaei L., and Thøgersen, P. B. (2011). A review on fundamental grid-voltage detection methods under highly distorted conditions in distributed power-generation networks. In IEEE (Eds) *2011 IEEE Energy Conversion Congress and Exposition* (pp. 3045-3052). New York, NY: IEEE. 10.1109/ECCE.2011.6064179
- Hong-Yu, L. and Yung-Chang Y. (2017). Efficient four-quadrant carrier frequency offset tracking for OFDM. *Journal of the Chinese Institute of Engineers*, 40(6), 547-550. 10.1080/02533839.2017.1356693

- Ingale, R. (2014). Harmonic Analysis Using FFT and STFT. *International Journal of Signal Processing, Image Processing and Pattern Recognition*, 7(4) 345-362. 10.14257/ijsp.2014.7.4.33
- Jaalam, N., Rahim, N. A., Bakar, A. H. A., Tan, C., and Haidar, A. M. (2016). A comprehensive review of synchronization methods for grid-connected converters of renewable energy source. *Renewable and Sustainable Energy Reviews*, 59, 1471-1481. 10.1016/j.rser.2016.01.066
- Jain, B., Jain, S., and Nema, R. K. (2015). Control strategies of grid interfaced wind energy conversion system: An overview. *Renewable and Sustainable Energy Reviews*, 47, 983-996. 10.1016/j.rser.2015.03.063
- Kandeepan, S. and Reisenfeld, S. (2003). Frequency tracking and acquisition with a four-quadrant arctan phase detector based digital phase locked loop. In IEEE (Eds) *Fourth International Conference on Information, Communications and Signal Processing, 2003 and the Fourth Pacific Rim Conference on Multimedia. Proceedings of the 2003 Joint* (vol.1, pp. 401-405). New York, NY: IEEE. 10.1109/ICICS.2003.1292483
- Kandeepan S. and Reisenfeld S. (2004). Acquisition performance of a digital phase locked loop with a four-quadrant arctan phase detector. In IEEE (Eds) *Proceedings of 2004 International Symposium on Intelligent Signal Processing and Communication Systems* (pp. 648-653). New York, NY: IEEE. 10.1109/ISPACS.2004.1439139
- Karimi Ghartemani, M., Khajehoddin, S. A., Jain, P. K., and Bakshshai, A. (2012). Problems of Startup and Phase Jumps in PLL Systems. *IEEE Transactions on Power Electronics*, 27(4), 1830-1838. 10.1109/TPEL.2011.2169089
- Khatana, V. and Bhimasingu, R. (2017). Review on Three-Phase PLLs for Grid Integration of Renewable Energy Sources. In IEEE (Eds) *2017 14th IEEE India Council International Conference (INDICON)* (pp. 1-6). New York, NY: IEEE. 10.1109/INDICON.2017.8488071
- Kemao, Q., Hoai Nam, L. T., Feng, L., and Soon, S. H. (2007). Comparative analysis on some filters for wrapped phase maps. *Applied Optics*, 46(30), 7412-7418. 10.1364/AO.46.007412
- Kumm, M., Klingbeil, H., and Zipf, P. (2010). An FPGA-based linear all-digital phase-locked loop. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 57(9), 2487-2497. 10.1109/TCSI.2010.2046237
- Lee, K. J., Lee, J. P., Shin, D., Yoo, D. W., and Kim, H. J. (2014). A novel grid synchronization PLL method based on adaptive low-pass notch filter for grid-connected PCS. *IEEE Transactions on Industrial Electronics*, 61(1), 292-301. 10.1109/TIE.2013.2245622
- Limongi, L. R., Bojoi, R., Pica, C., Profumo, F., and Tenconi, A. (2007). Analysis and Comparison of Phase Locked Loop Techniques for Grid Utility Applications. In IEEE (Eds) *2007 Power Conversion Conference - Nagoya* (pp. 674-681) 10.1109/PCCON.2007.373038
- Miskovic, V., Blasko, V., Jahns, T. M., Lorenz, R. D., and Jorgensen, P. M. (2018). Linear Phase-Locked Loop. In IEEE (Eds) *2018 IEEE Energy Conversion Congress and Exposition (ECCE)* (pp. 5677-5683). New York, NY: IEEE. 10.1109/ECCE.2018.8558259
- Patil, K. R. and Patel, H. H. (2016). Modified Dual Second-order Generalized Integrator FLL for Frequency Estimation Under Various Grid Abnormalities. *Transactions on Environment and Electrical Engineering*, 1(4), 10-18. 10.1109/EEEIC.2016.7555824
- Qudeisat, M., Gdeisat, M., Burton, D., and Lilley, F. (2011). A simple method for phase wraps elimination or reduction in spatial fringe patterns. *Optics Communications*, 284(21), 5105-5109. 10.1016/j.optcom.2011.07.024
- Rueda-Germán, C., Rivas-Cambero, I. J., Arroyo-Núñez, J. H., and Coyotl-Mixcoatl, F. (2019). Implementation of a phase tuner for exchange of electrical energy. In IEEE (Eds) *2019 IEEE International Autumn Meeting on Power, Electronics and Computing (ROPEC)* (pp. 1-5). New York, NY: IEEE. 10.1109/ROPEC48299.2019.9057059
- Senthilnathan, K., Annapoorani, I., and Ravi, S. (2018). Simulation and Hardware Implementation of Shunt Active Power Filter Based on Synchronous Reference Frame Theory. *TELKOMNIKA*, 16(1), 1-9. 10.12928/telkomnika.v16i1.6524
- Su, X. and Chen, W. (2004). Reliability-guided phase unwrapping algorithm: a review. *Optics and Lasers in Engineering*, 42(3), 245-261. 10.1016/j.optlaseng.2003.11.002
- Tiwari, R., Skone, S., Tiwari S., and Strangeways, H. J. (2011). WBMod assisted PLL GPS software receiver for mitigating scintillation affect in high latitude region. In IEEE (Eds) *2011 XXXth URSI General Assembly and Scientific Symposium* (pp. 1-4). New York, NY: IEEE. 10.1109/URSIGASS.2011.6050861
- Ukil, A., Shah, V. H., and Deck, B. (2011). Fast computation of arctangent functions for embedded applications: A comparative analysis. In IEEE (Eds) *2011 IEEE International Symposium on Industrial Electronics* (pp. 1206-1211) 10.1109/ISIE.2011.5984330
- Valderrabano-Gonzalez, A., Rosas-Caro, J. C., Tapia-Olvera, R., Beltrán-Carbajal, F., and Gómez-Ruiz, J. F. (2013). Single phase angle tracking method for power switches gating synchronization. *Electric Power Systems Research*, 105, 88-94. 10.1016/j.epsr.2013.07.015
- Xiao, J., Bai, L., Li, F., Liang, H., and Wang, C. (2014). Sizing of energy storage and diesel generators in an isolated microgrid using discrete Fourier transform (DFT). *IEEE Transactions on Sustainable Energy*, 5(3), 907-916. 10.1109/TSTE.2014.2312328
- Xu, J., Qian, H., Bian, S., Hu, Y., and Xie, S. (2020). Comparative study of single-phase phase-locked loops for grid-connected inverters under non-ideal grid conditions. *CSEE Journal of Power and Energy Systems*, 1, 1-10. 10.17775/CSEEJPES.2019.02390



**Available in:**

<https://www.redalyc.org/articulo.oa?id=64379868004>

How to cite

Complete issue

More information about this article

Journal's webpage in redalyc.org

Scientific Information System Redalyc  
Diamond Open Access scientific journal network  
Non-commercial open infrastructure owned by academia

Clementina Rueda-Germán, Iván de Jesús Rivas-Camero,  
Hossam A. Gabbar, José Humberto Arroyo-Núñez

**PLL Wrap Function for Synchronization in Phase Jump Disturbances**

**Función de ajuste de un PLL para la sincronía ante perturbaciones de salto de fase**

*Ingeniería e Investigación*

vol. 41, no. 1, e203, 2021

Facultad de Ingeniería, Universidad Nacional de Colombia.,

**ISSN:** 0120-5609

**ISSN-E:** 2248-8723

**DOI:** <https://doi.org/10.15446/ing.investig.v41n1.84955>